

A SEMICONDUCTOR DEVICE MANUFACTURING METHOD USING
METAL SILICIDE REACTION AFTER ION IMPLANTATION IN
SILICON WIRING

5 This application is based on Japanese Patent
Application 2001-013101, filed on January 22, 2001, the entire
contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

10 A) FIELD OF THE INVENTION

The present invention relates to a semiconductor device manufacturing method, and in particular, to a method of manufacturing a semiconductor device in which ion implantation is performed on part of silicon wiring covered with a resist pattern and
15 then a metal silicide layer is formed on the wiring to thereby lowering resistance thereof.

B) DESCRIPTION OF THE RELATED ART

To lower resistance of silicon wiring, there has been known a
20 technique to form a metal silicide film on a surface of the wiring. The metal silicide film is formed as follows. A metallic layer of a metal which forms silicide with silicon is deposited on a surface of silicon wiring, and then a chemical reaction takes place between the silicon wiring and the metallic layer to resultantly form a metal
25 silicide film. Before the metallic layer is deposited, the surface of the silicon wiring is ordinarily cleaned. A natural oxide film formed

on the surface of the silicon wiring and impurities fixed on the surface thereof are removed, for example, by wet cleaning.

It has been found as a result of an attempt to lower resistance of the silicon wiring in the prior art technique that there 5 remain locations or regions thereof in which resistance is not fully lowered.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method of 10 manufacturing a semiconductor device in which a metal silicide film is formed on an upper surface of silicon wiring to lower resistance of the wiring with high reproducibility.

Sub A2 According to one aspect of the present invention, there is provided a method for manufacturing a semiconductor device, 15 comprising the steps of: forming a wiring comprising silicon on a surface of a semiconductor substrate; covering part of the wiring with a resist pattern; implanting ions into the wiring using the resist pattern as a mask; removing the resist pattern; removing a surface layer of the wiring to a depth of at least 5 nm to thin the wiring; and 20 forming a metal silicide film on a surface of the wiring by causing reaction between a surface layer of the wiring of which thickness is thus reduced and a refractory metal which reacts with silicon to form silicide.

Sub A3 According to another aspect of the present invention, there is provided a method for manufacturing a semiconductor device, 25 comprising the steps of: forming wiring comprising silicon on a

Sub
A3

surface of a semiconductor substrate; covering part of the wiring with a resist pattern; implanting ions into the wiring using the resist pattern as a mask; removing the resist pattern; oxidizing the wiring beginning an upper surface thereof up to a depth thereof; removing 5 an oxidized section of the wiring oxidized in the oxidizing step and thereby thinning the wiring; and forming a metal silicide film on a surface of the wiring by causing reaction between a surface section of the wiring of which thickness is thus reduced and a refractory metal which reacts with silicon to form silicide.

10 In the ion implantation, there possibly occurs a case in which an edge section of the resist pattern is sputtered by the ion beam and carbon included in the resist pattern enters a surface of the wiring. Before the silicide reaction takes place, the carbon in the surface layer can be removed when the surface layer of the wiring is 15 removed. This resultantly prevents deterioration of the silicide reaction due to the carbon in the surface layer of the wiring.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A is a plan view of a semiconductor device 20 manufactured in a first embodiment of a semiconductor manufacturing method of the present invention and Fig. 1B is a cross-sectional view of the semiconductor device of Fig. 1A.

Figs. 2A to 2E are cross-sectional diagrams of a substrate to explain an embodiment of a semiconductor manufacturing method of 25 the present invention.

Fig. 3 is a graph showing a relationship between thickness of

a silicon oxide film formed by oxidizing silicon wiring and the number of positions of insufficient silicide reaction.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 Fig. 1A shows a semiconductor device manufactured in a first embodiment of a semiconductor manufacturing method of the present invention in a plan view. A field oxide layer formed on a surface of a silicon substrate defines active regions 1 and 2. The active regions 1 and 2 are respectively placed in an n-type well and
10 a p-type well. Each of wiring 3 and wiring 4 disposed in parallel with each other intersects the active regions 1 and 2.

Sections of the wirings 3 and 4 intersecting the active region 1 serve as gate electrodes 3A and 4A, respectively. Sections of the wirings 3 and 4 intersecting the active region 2 serve as gate electrodes 3B and 4B, respectively. An area of the active region 1 is divided by the gate electrodes 3A and 4A into source regions 6 and 7 and a drain region 8. A region sandwiched by the gate electrodes 3A and 4A is the drain region 8. Similarly, an area of the active region 2 is divided by the gate electrodes 3B and 4B into source regions 10 and 11 and a drain region 12.

Fig. 1B shows a cross-sectional view along one-dot-chain line B1-B1 of Fig. 1A. On a surface of a silicon substrate 20, a field oxide layer 21 is formed to define an active region 1. The active region 1 is disposed in an n-type well 20. A gate insulating film 9 and a gate electrode 3A are formed on a partial surface of the active region 1 in this order. On a sidewall of the gate electrode

3A, a sidewall spacer 22 is formed. The sidewall spacer 22 has a two-layered structure including a silicon oxide layer and a silicon nitride layer.

5 In a surface layer of the substrate on both sides of the gate electrode 3A, a p-type source region 6 and a p-type drain region 8 are respectively formed. The source and drain regions 6 and 8 have lightly doped drain structure. Cobalt silicide films 23, 24, and 25 are formed on surfaces of the source region 6, the drain region 8, and the gate electrode 3A, respectively.

10 Referring to Figs. 2A to 2E, description will be given of an embodiment of the semiconductor device manufacturing method. Figs. 1A and 1B will be referred to in the description when necessary. Each figure shown in Figs. 2A to 2E corresponds to a cross section along one-dot-chain line A2-A2 of Fig. 1A.

15 As shown in Fig. 2A, an n-type well 20 and a p-type well 30 are formed in a surface layer of a silicon substrate 19. A field oxide film 21 is then formed using a local oxidation of silicon (LOCOS) to define an active region 1 in the n-type well 20 and an active region 2 in the p-type well 30. The field oxide film 21 is, for 20 example, 300 nm thick. By thermally oxidizing a surface of the silicon substrate 19, a gate oxide film 9 is formed on a surface of the active region 1 and a gate oxide film 31 is formed on a surface of the active region 2. The field oxide films 9 and 31 are, for example, 10 nm thick.

25 A polycrystalline silicon film of 180 nm thick is deposited on the overall surface of the silicon substrate 19. The polycrystalline

silicon film is then patterned to form the wiring 3 shown in Fig. 1A.

As shown in Fig. 2B, the active region 1 is covered with a resist pattern 40. Using the wiring 3 and the resist pattern 40 as a mask, ions of arsenic (As^+) are implanted in a surface layer of the substrate in the active region 2 under a condition of acceleration energy of 10 keV and a dose of $5 \times 10^{13} cm^{-2}$. In the operation, a sidewall of the resist pattern 40 is sputtered by the ion beam and carbon atoms in the resist pattern are scattered. Part of the scattered carbon atoms enter the wiring 3 and form a region 41 containing carbon atoms in the vicinity of an edge of the resist pattern 40.

The present inventor has detected this phenomenon by relating a defective metal silicide position to the position of the resist pattern 40. Since the resist pattern 40 has already been removed before the silicide reaction, it will not be ordinarily conducted to relate the defective metal silicide position to the resist pattern 40.

After the arsenic ion implantation, the resist pattern 40 is removed. Covering the active region 2 with a resist pattern, boron ions (B^+) are implanted in a surface layer of the active region 1. After the boron ion implantation, the resist pattern is removed. Since a boron ion is smaller in a mass number than an arsenic ion, the boron ion beam less sputters the resist pattern than the arsenic ion beam.

By the ion implantation, the lightly doped regions of the source regions 6, 7, 10, and 11 and the drain regions 8 and 12 are

formed.

Next, a sidewall spacer 22 shown in Fig. 1B is formed on a sidewall of the wiring 3. Description will be briefly given of a method of forming the sidewall spacer 22.

5 A 20 nm thick silicon oxide film is deposited on the overall surface of the silicon substrate 19, and then a 150 nm thick silicon nitride film is deposited on the silicon oxide film. The silicon oxide film and the silicon nitride film are formed by chemical vapor deposition (CVD). Anisotropic etching is performed on these films
10 such that a sidewall spacer 22 remains on the sidewall of the wiring 3 (the gate electrode 3A of Fig. 1B).

Returning to Fig. 2B, after forming a resist pattern like the resist pattern 40 on the substrate 19, arsenic ions are implanted in active region 2 under a condition of an acceleration energy of 40
15 keV and a dose of $2 \times 10^{15} \text{ cm}^{-2}$. Also in the ion implantation, the carbon containing region 41 is possibly formed. Similarly, boron ions are implanted in active region 1 under a condition of acceleration energy of 8 keV and a dose of $2 \times 10^{15} \text{ cm}^{-2}$. Resultantly, the source regions 6, 7, 10, and 11 and the drain
20 regions 8 and 12 are formed.

As shown in Fig. 2C, a surface of the wiring 3 is oxidized to form a 10 nm thick silicon oxide film 42. The carbon containing region 41 is merged into the silicon oxide film 42. The thermal oxidation is conducted using a rapid thermal processing (RTP)
25 apparatus under a condition of an oxygen gas flow rate of 12 liters per minute, a hydrogen gas flow rate of 6 liters per minute, a

substrate temperature of 1100 °C, and an oxidation time of 20 seconds. Hydrogen atoms react with oxygen atoms on the substrate, and wet oxidation of silicon is performed. Since the heating period of time is short, the thermal treatment rarely exerts 5 influence on the impurity concentration distribution formed by the processes up to this point.

As shown in Fig. 2D, the silicon oxide film 42 is removed using hydrogen fluoride. The carbon containing region 41 is also removed together therewith. The sidewall spacer 22 of Fig. 1B has 10 a surface of silicon nitride and hence is hardly etched.

Sub A4

As shown in Fig. 2E, a cobalt silicide film 25 is formed on an upper surface of the wiring 3. Description will now be given of a method of forming the cobalt silicide film 25. A 10 nm thick cobalt (Co) film and a 30 nm thick titan nitride (TiN) film are deposited on 15 the overall surface of the silicon substrate 19 by sputtering. In a nitrogen gas atmosphere, thermal treatment is performed for 30 seconds at 500 °C. As a result of reaction between the wiring 3 and the cobalt film, a cobalt silicide film 25 is formed. The cobalt film which did not react with the wiring 3 and the titan nitride film 20 are removed in a wet process using a mixture including sulfuric acid and hydrogen peroxide.

In the process to form the cobalt silicide film 25, the cobalt silicide films 23 and 24 are simultaneously formed on the source region 6 and the drain region 8, respectively.

25 According to the embodiment, in the process of Fig. 2E, the carbon containing region 41 of Fig. 2B is removed before the silicide

reaction takes place. Carbon atoms contained in the silicon layer hinder the silicide reaction. In the region in which the carbon containing region 41 exists, the silicide reaction cannot be sufficiently achieved, and hence the cobalt silicide film 25 of a 5 desired thickness cannot be formed. Since the carbon containing region 41 is beforehand removed in the embodiment, the cobalt silicide layer 25 can be uniformly formed on the upper surface of the wiring 3.

In the embodiment, the silicon oxide film 42 of Fig. 2C has a 10 thickness of 10 nm. Description will next be given of a result of evaluation of silicide reaction when the silicon oxide film 42 has a thickness less than 10 nm.

Fig. 3 shows a relationship between the thickness of the silicon oxide film 42 and the number of defective silicide positions in 15 a graph. The abscissa represents the thickness of the silicon oxide film 42 in unit of nm and the ordinate represents the number of defective silicide positions. At an intersection between the wiring 3 of Fig. 2B and the resist pattern 40, a defective silicide position may take place. In this case, there are 20 intersections between the 20 wiring 3 and the resist pattern 40. In the experiments for assessment or evaluation, the condition is not optimized for the silicide reaction. Therefore, the number of defective silicide positions is more than the number of defective silicide positions 25 which will result when the condition is optimized for the silicide reaction.

According to Fig. 3, no silicide defective position appears

when the thickness of the silicon oxide film 42 is 10 nm or more. It can be considered that when the condition for the silicide reaction is optimized, the number of silicide defective positions can be sufficiently minimized even if the thickness of the silicon oxide film 42 is 5 nm. Therefore, it is desired to set the thickness of the silicon oxide film 42 to 5 nm or more.

In the embodiment above, the carbon containing region 41 of Fig. 2B is removed through the oxidation using an RTP and wet etching. The carbon containing region 41 can be removed by dry etching with CF_4 gas or the like. However, secondary contamination of the silicon wiring 3 takes place by carbon atoms contained in the etching gas in this method. According to the embodiment, since the carbon containing region 41 is removed through the clean thermal oxidation and wet etching, the secondary contamination of the silicon wiring 3 can be prevented.

In the embodiment, wet oxidation is employed to oxidize the wiring 42 using the RTP apparatus in the process shown in Fig. 2C. However, another method may also be used. For example, the substrate may be dipped into an oxidizing agent or an electric furnace may be used in place of the RTP apparatus.

In the embodiment, although the cobalt silicide film 25 is formed on the silicon wiring, a similar advantage can also be obtained by forming a film of silicide of another refractory metal, for example, titan silicide (TiSi) on the silicon wiring.

While the present invention has been described with reference to the particular illustrative embodiments, it is not to be

restricted by those embodiments but only by the appended claims. It is to be appreciated that those skilled in the art can change or modify the embodiments without departing from the scope and spirit of the present invention.